

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/699,709 11/03/2003		Nicholas D. Signore	SUN-P9728-MEG	3521	
28422	7590 10/06/2005		EXAMINER		
HOYT A. FLEMING III			TO, TUYEN P		
P.O. BOX 140 BOISE, ID			ART UNIT	PAPER NUMBER	
			2825		

DATE MAILED: 10/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	. <u> </u>				H				
•		Applicatio	n No.	Applicant(s)					
Office Action Summary		10/699,70	9	SIGNORE ET AL.					
		Examiner		Art Unit					
		Tuyen To		2825	71				
Period fo	The MAILING DATE of this communication ap or Reply	pears on the	cover sheet with the c	correspondence ad	ldress				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLICATION OF THE MAILING Ensions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statuting reply received by the Office later than three months after the mailing datent term adjustment. See 37 CFR 1.704(b).	DATE OF TH .136(a). In no eve d will apply and will tte, cause the appli	IS COMMUNICATION Int, however, may a reply be tim I expire SIX (6) MONTHS from cation to become ABANDONE	N. nely filed the mailing date of this c D (35 U.S.C. § 133).					
Status									
1)⊠ 2a)⊟	, , ,	November 20 is action is no							
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
4)⊠ 5)□ 6)⊠ 7)⊠	Claim(s) <u>1-22</u> is/are pending in the application 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) <u>1-6,10-15 and 19-22</u> is/are rejected. Claim(s) <u>7-9 and 16-18</u> is/are objected to. Claim(s) are subject to restriction and/	awn from cor			·				
. —	ion Papers								
	The specification is objected to by the Examin	ner.							
<i>,</i> —	The drawing(s) filed on 03 November 2003 is/		ccepted or b) objec	ted to by the Exan	niner.				
. 5/23	Applicant may not request that any objection to the								
	Replacement drawing sheet(s) including the corre	ection is require	ed if the drawing(s) is ob	jected to. See 37 C	FR 1.121(d).				
11)[The oath or declaration is objected to by the E	Examiner. No	te the attached Office	Action or form P	TO-152.				
Priority	under 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
2) Noti 3) Info	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 er No(s)/Mail Date 12/22/2003.	98)	4) Interview Summan Paper No(s)/Mail D 5) Notice of Informal 6) Other:	ate	O-152)				

Application/Control Number: 10/699,709 Page 2

Art Unit: 2825

DETAILED ACTION

This is a response to the communication filed on 11/03/2003. Claims 1-22 are pending.

Information Disclosure Statement

1. The information disclosure statement filed on 12/22/2003 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each cited foreign patent document; each non-patent literature publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. It has been placed in the application file, but the information referred to therein has not been considered.

The crossed document listing in the Information Disclosure Statement (PTO-1449) has not been considered because it was not submitted. Also relevant pages of the document must be identified (see CFR 1.98(b)5).

Claim Objections

Claims 1, 10, and 19 are objected to because the "transistor fanout" and the "ratio of transistor sizes" are not clearly described in the specification. Examiner interprets they are the same meaning.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Application/Control Number: 10/699,709 Page 3

Art Unit: 2825

3. Claims 1, 10, and 19 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential steps, such omission amounting to a gap between the steps. See MPEP § 2172.01. The omitted step is: "Determine the Transistor Size from the Steady–State Solution" (see specification; page 10, lines 7-15; and Fig. 1, step 140) because it is a necessary step to determine an optimal transistor size from the steady-state solution in order to be able to perform the step "determining at least one transistor fanout from the steady state solution" recited in the claims.

4. Claims 2-9, 11-18, and 20-22 are rejected because they depend on claim 1, 10, and 19.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) The invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Page 4

Application/Control Number: 10/699,709

Art Unit: 2825

6. Claims 1-6, 10-15, and 19-22 are rejected under 35 U.S.C. 102(e) as being anticipated by Sutherland et al. (Sutherland)(US Patent No.6629301).

Referring to claim 1 and similarly recited claims 10 and 19, Sutherland discloses a method of determining at least one transistor fanout (one ratio of transistor size), the method comprising:

- a) creating a sizing model by replacing at least one logic element in a circuit description with a sizing element (Fig. 6; col. 8, lines 55+) that includes a dynamic resistor (col. 3, lines 33-37; col. 9, lines 17-25; Sutherland discloses a sizing element includes a resistor which is tunable (i.e. "dynamic resistor"); Fig. 4-5, col. 7, lines);
- b) determining a steady state solution to the sizing model (Fig. 6; col. 9, lines 1-6); and
- c) determining at least one transistor fanout from the steady state solution (Fig. 6; col. 9, lines 1-6).

Referring to claim 2 and similarly recited claims 11 and 20, Sutherland discloses the method of claim 1, wherein creating a sizing model includes replacing at least one logic element in the circuit description with a sizing element that includes a dynamic resistor the size of which is based at least upon a current (col. 3, lines 1-20 and lines 44-55).

Referring to claim 3 and similarly recited claims 12 and 21, Sutherland discloses the method of claim 1, wherein creating a sizing model includes replacing at least one logic element in the circuit description with a sizing element that includes a

dynamic resistor the size of which is based at least upon the logical effort of a logical element (col. 3, lines 1-20 and lines 44-55).

Referring to claim 4 and similarly recited claims 13 and 22, Sutherland discloses the method of claim 1, wherein creating a sizing model includes replacing at least one logic element in the circuit description with a sizing element that includes a dynamic resistor the size of which is based at least upon a voltage (col. 3, lines 1-20 and lines 44-55).

Referring to claim 5 and similarly recited claim 14, Sutherland discloses the method of claim 1, wherein creating a sizing model includes replacing at least one logic element in the circuit description with a sizing element that includes a dynamic resistor the size of which is based at least upon a current and a voltage (col. 3, lines 1-20 and lines 44-55).

Referring to claim 6 and similarly recited claim 15, Sutherland discloses the method of claim 1, wherein creating a sizing model includes replacing at least one logic element in the circuit description with a sizing element that includes a dynamic resistor the size of which is based at least upon the logical effort of a logic element, a current, and a voltage (col. 3, lines 1-20 and lines 44-55).

Allowable Subject Matter

7. Claims 7- 9, and 16-18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Application/Control Number: 10/699,709 Page 6

Art Unit: 2825

8. Claims 7- 9, and 16-18 would be allowable because the prior art of record does not teach or fairly suggest the limitations in:

(Claims 7 and 16)

a sizing element that includes a dynamic resistor the size of which <u>is proportional</u> to the square root of a <u>current</u>.

(Claims 8 and 17)

a sizing element that includes a dynamic resistor the size of which <u>is proportional</u> to the square root of the <u>logical effort of a logic.</u>

(Claims 9 and 18)

a sizing element that includes a dynamic resistor the size of which is proportional to the square root of the inverse of a voltage.

Conclusion

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuyen To whose telephone number is (571) 272-8319. The examiner can normally be reached on 9:00am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/699,709 Page 7

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tuyen To

Trype h Patent Examiner

AU 2825